

Appl. No. 10/604,381  
Amdt. dated February 09, 2006  
Reply to Office action of November 16, 2005

**Amendments to the Claims:**

1. (original) A method for accessing a memory having a storage space larger than the addressing capability of a microprocessor, the memory comprising a plurality of memory banks, the microprocessor comprising a stack, an interrupt processing unit, 5 and a memory bank selector for selecting the memory banks, the method comprising:

(a) storing an interrupt service routine in one of the memory banks;

10 (b) when an interrupt occurs, pushing a current program counter address onto the stack by the interrupt processing unit, pushing a bank number of the current memory bank onto the stack, and setting the memory bank selector to the bank number of the memory bank storing the interrupt service routine;

15 (c) switching the microprocessor to the memory bank storing the interrupt service routine to execute the interrupt service routine;

20 (d) after interrupt service routine finishes execution, popping the bank number of the memory bank stored in the stack in step (b) from the stack by the interrupt processor unit, restoring the popped bank number to the memory bank selector, and popping the program counter address stored in the stack in step (b) from the stack; and

25 (e) switching the microprocessor back to the memory bank corresponding to the bank number stored in the memory bank selector to continue executing the program interrupted in step (b).

2. (original) The method of claim 1 wherein the microprocessor is a MCS series microprocessor.

Appl. No. 10/604,381  
Amtd. dated February 09, 2006  
Reply to Office action of November 16, 2005

3. (original) The method of claim 1 wherein the method further comprises storing a common area in each memory bank.

5 4. (original) The method of claim 3 wherein the common area does not comprise the interrupt service routine.

5. (original) A single chip microprocessor for executing the method of claim 1.

10 6. (new) A device for increasing a storage capacity of a circuit, the device comprising:  
a microprocessor for performing device operations according to a program code;  
a memory unit coupled to the microprocessor, the memory unit comprising a plurality of memory banks for providing storage to the microprocessor;  
wherein upon an interrupt, the microprocessor is for performing an interrupt service  
15 according to an interrupt service routine program stored in one of the memory banks,  
and the microprocessor is further for switching to the memory bank storing the interrupt service routine program to perform the interrupt service, and upon completion of the interrupt service routine, the microprocessor is for switching to a previous memory bank to resume performing the program code.

20

7. (new) The device of claim 6, wherein the microprocessor is further for pushing onto a stack a current program counter address and a bank number of a current memory bank upon the interrupt, and upon completion of the interrupt, the microprocessor is for popping from the stack the current program counter address and the bank number in order  
25 to switch to the previous memory bank and resume performing the program code.

8. (new) The device of claim 6, wherein the microprocessor is a MCS series microprocessor.